

| S. No. | Date      | Topic                                         | Page No. | Teacher's Sign / Remark |
|--------|-----------|-----------------------------------------------|----------|-------------------------|
|        |           | <u>Index</u>                                  |          |                         |
| 2      | 12-Aug-25 | full adder and subtractor verilog code        |          |                         |
| 3      | 26-Aug-25 | Decoder using test bench                      |          |                         |
| 4      | 25-Aug-25 | Multiplexer And Demultiplexer Code in verilog |          |                         |

\* Aim :- To design, simulate and verify the Magnification functionality of various fundamental combinational logic circuits using Verilog HDL.

\* Theory :-

This experiment covers the design and verification of standard combinational circuits and fundamental concepts of the Verilog language.

\* Tools Required :-

① Model Sim :- This is an HDL simulation tool used for verifying the functionality of digital circuits.

② Verilog HDL :- This is the language used to describe the digital circuits and their test benches.

Date  
2-Aug-23

# {-Assessment - 2-}

## Full Adder

```
module full_adder (a, b, cin, sum, carry, d, bo);
    input a, b, cin;
    output sum, carry;
    output d, bo;
    assign sum = a ^ b ^ cin;
    assign carry = (a & b) | (cin & (a ^ b));
    assign d = a ^ b ^ cin;
    assign bo = ((~a) & b) | ((a ^ b) & (~cin));
endmodule

module tb1;
    reg a, b, cin;
    wire sum, carry;
    wire d, bo;
    full_adder ma(a, b, cin, sum, carry, d, bo);
    initial
    begin
        a = 1'b0; b = 1'b0; cin = 1'b0;
        #1000 a = 1'b0; b = 1'b0; cin = 1'b0;
        #1000 a = 1'b0; b = 1'b0; cin = 1'b0;
        #1000 a = 1'b0; b = 1'b0; cin = 1'b0;
        #1000 a = 1'b0; b = 1'b0; cin = 1'b0;
        #1000 a = 1'b0; b = 1'b0; cin = 1'b0;
        #1000 a = 1'b0; b = 1'b0; cin = 1'b0;
        #1000 a = 1'b0; b = 1'b0; cin = 1'b0;
        #1000 a = 1'b0; b = 1'b0; cin = 1'b0;
        #1000 a = 1'b0; b = 1'b0; cin = 1'b0;
    end
endmodule
```


OK  
23-Aug-23

```

1 module Full_Adder(a,b,vin,cout,carry,d,b);
2 input a,b,vin;
3 output cout,carry;
4 output d,b;
5 assign cout=a^b^vin;
6 assign carry=(a&b)|(a&vin)|(b&vin);
7 assign d=a^b^vin;
8 assign b0=[a,b,cout];
9 endmodule
10
11 module thr;
12 reg a,b,vin;
13 wire cout,carry;
14 wire d,b;
15 Full_Adder u1(a,b,vin,cout,carry,d,b);
16
17 //Test
18 $init
19 $write
20 $write("a,b,vin,cout,carry,d,b\n");
21 $write("0,0,0,0,0,0,0\n");
22 $write("0,0,1,0,0,0,0\n");
23 $write("0,1,0,0,0,0,0\n");
24 $write("0,1,1,0,0,0,0\n");
25 $write("1,0,0,0,0,0,0\n");
26 $write("1,0,1,0,0,0,0\n");
27 $write("1,1,0,0,0,0,0\n");
28 $write("1,1,1,0,0,0,0\n");
29 $end
30 endmodule
31
32

```





$\{T \rightarrow 0$   
 $F \rightarrow 1\}$

| A | B | C | D | Bo |  |
|---|---|---|---|----|--|
| T | T | T | T | T  |  |
| T | T | F | F | F  |  |
| T | F | T | F | F  |  |
| T | F | F | T | F  |  |
| F | T | T | F | T  |  |
| F | T | F | T | T  |  |
| F | F | T | T | T  |  |
| F | F | F | F | F  |  |

## #2. Decoder Test Bench code :-

```
module decoder (A,B,e,d0,d1,d2,d3);
```

```
input A,B;
```

```
output d0,d1,d2,d3;
```

```
assign d0 = ~A & ~B & e;
```

```
assign d1 = ~A & B & e;
```

```
assign d2 = A & ~B & e;
```

```
assign d3 = A & B & e;
```

```
endmodule tb();
```

```
sig A,B,e;
```

```
wire d0,d1,d2,d3;
```

```
decoder dec (A,B,e,d0,d1,d2,d3);
```

```
initial
```

```
begin
```

```
A=0; B=0; e=1;
```

```
#100 A=1; B=0; e=1;
```

```
#100 A=0; B=1; e=1;
```

```
#100 A=1; B=1; e=1;
```

```
#100 A=0; B=0; e=0;
```

```
end
```

```
endmodule
```

date \_\_\_\_\_  
signature \_\_\_\_\_  
name \_\_\_\_\_



# 4. Multiplexer Code :-

```


module Multiplexer (d0, d1, d2, d3, d4, d5,
    d6, d7, sel, out) ;
    Input d0, d1, d2, d3, d4, d5, d6, d7 ;
    Input [2:0] sel ;
    Output reg out ;
    always @ (sel)
    begin
        case (sel)
            3'b000 : out = d0 ;
            3'b001 : out = d1 ;
            3'b010 : out = d2 ;
            3'b011 : out = d3 ;
            3'b100 : out = d4 ;
            3'b101 : out = d5 ;
            3'b110 : out = d6 ;
            3'b111 : out = d7 ;
        endcase
    end
endmodule
    
```

  
 12/11/2023  
 20/11/2023

```

module Testbench ;
    reg d0, d1, d2, d3, d4, d5, d6, d7 ;
    reg [2:0] sel ;
    wire out ;
    Multiplexer uut (.d0(d0), .d1(d1), .d2(d2),
        .d3(d3), .d4(d4), .d5(d5), .d6(d6),
        .d7(d7), .sel(sel), .out(out)) ;
    initial begin
        d0 = 0 ; d1 = 0 ; d2 = 0 ; d3 = 0 ; d4 = 0 ;
        d5 = 0 ; d6 = 0 ; d7 = 0 ; sel = 0 ;
        # 100 ;
        d0 = 0 ; d1 = 0 ; d2 = 0 ; d3 = 0 ;
        d4 = 1 ; d5 = 1 ; d6 = 0 ; d7 = 1 ;
    end
endmodule
    
```





## # Demultiplexer code :-

```

module demultiplexer (a,x,y,z,d0,d1,d2,
    d3,d4,d5,d6,d7);
    Input a,x,y,z;
    Output d0,d1,d2,d3,d4,d5,d6,d7;
    assign d0 = (a&x&y&z);
    d1 = (a&x&y&z);
    d2 = (a&x&y&z);
    d3 = (a&x&y&z);
    d4 = (a&x&y&z);
    d5 = (a&x&y&z);
    d6 = (a&x&y&z);
    d7 = (a&x&y&z);
endmodule

```

Module Testbench - demux;

sig a,x,y,z;

Wire d0,d1,d2,d3,d4,d5,d6,d7;

demultiplexer uut(.a(a),.x(x),.y(y),  
 .z(z),.d0(d0),.d1(d1),.d2(d2),.d3(d3),  
 .d4(d4),.d5(d5),.d6(d6),.d7(d7));

initial

begin

a=0; x=0; y=0; z=0;

# 100 a=1; x=0; y=1; z=0;

# 100 a=1; x=1; y=0; z=0;

# 100 a=1; x=1; y=1; z=1;

end

endmodule

of Verified  
 20/10/2023



A screenshot of a computer screen displaying a spreadsheet application. The spreadsheet has a green header row and many empty rows below it. On the left side, there is a sidebar with a small image of a person and some text.



-Answer the following

Q. What do you mean by test Bench in Verilog?

Ans. It creates a copy of the models you want to test and places it inside the virtual lab. It separates piece of a code you write to check if your main hardware design.

Q. What is Difference between initial and always?

Ans. The initial block runs only once at the beginning of a simulation typically for setting up a test. The always block runs repeatedly and continuously, modeling the behaviour of real hardware always active.

Q. What is instantiation in verilog?

Ans. Instantiation is the process of creating a usable copy of one module inside another. It is the fundamental method for building complex, hierarchical circuits from smaller, reusable components.